

POWER ANALYSIS OF DIFFERENT FULL ADDER STRUCTURES USING ADIABATIC LOGIC

Kokila D

Assistant Professor: Dept of ECE

Indra Ganesan College of Engineering, Trichy, Tamil Nadu

ksathiya1882019@gmail.com

Nandhini M

Associate Professor: Dept of ECE

Indra Ganesan College of Engineering Trichy, Tamil Nadu

smnandhini123@gmail.com

Abstract— VLSI technology permits the designers to put additional variety of gates in a single IC. so as to realize the moveable VLSI primarily based application circuits the action of power optimization is important. In planning the complicated circuits like multipliers, dividers, modulators, the total adder could be a basic useful component in them. so as to get overall power improvement during a VLSI IC, the most aim is to cut back the facility consumption of the total adder. to style associate economical one bit full adder that is energy economical we have a tendency to are mistreatment the adiabatic logic here. The result of mistreatment the adiabatic logic is it neglects the quantity of exchange of energy with the encompassing atmosphere. Therefore the circuits that are designed mistreatment this logic can have negligible energy loss because of cooling. So it requires 28 transistors to get the true and complimentary arithmetic sum and carry output. The proposed adiabatic logic based full adder cell processes the three single bit inputs and provides the output as sum, carry, sum bar and carry bar in a single architecture. The proposed ALFA cell reduces the power consumption when compared to CMOS full adder.

Keywords— : Adiabatic Logic, CMOS Logic, energy dissipation, Full Adder, Low Power, Cache Memory, Arithmetic Operation, Leakage Power

I. INTRODUCTION

VLSI technology facilitates the designers for embedding more than hundred thousand of gates in a single IC. Achieving power reduction in full adder circuits is essential in handheld and portable VLSI based application circuits. Most of these application circuits incorporate processor-based blocks. Most probably, the circuits inside these blocks have full adder as their main element. Hence, in order to obtain the overall power optimization in a VLSI IC, as an initial attempt, the power reduction in full adders is the prime aim of the VLSI designers. Thus, in order to have an efficient approach, that is to implement the application circuits inside the VLSI IC provide many choices for describing, synthesizing and verifying the designs with reduced complexity. Depletion of

the silicon area during fabrication leads to the decline in power consumption. Thus, choosing low power consuming logic styles in the logical design stage and improving the efficiency of the physical design stage by adopting enhanced placement and routing techniques will yield a low power design with reduced propagation delay.

With this perception, the design and implementation of a low power full adder cell were carried out by selecting the low power consuming logic styles such as CMOS based 28T full adder cell, PTL based 16T full adder cell with TG, PTL based 14T full adder cell with TG and proposed ALFA cell. In VLSI, there is a trade-off between area, power and delay. To overcome these issues, it is necessary to design an optimized design. Hence the ALFA cell is proposed that overcomes the problems of the existing techniques such as CMOS Full Adder, PTL logic and transmission gate. The flow of this paper described full adder using various logic styles, elaborates the less area occupying and low power consuming efficient ALFA cell design approaches, the simulation outputs of the designed full adder cells with the considered logic styles are illustrated along with their respective area and power consumption results.

Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM. A full adder logic is designed in such a manner that can take eight inputs together to create a byte-wide adder and cascade the carry bit from one adder to the another.


Logical Expression for SUM

$$\begin{aligned} &= A' B' C\text{-IN} + A' B C\text{-IN}' + A B' C\text{-IN}' + A B C\text{-IN} \\ &= C\text{-IN} (A' B' + A B) + C\text{-IN}' (A' B + A B') \\ &= C\text{-IN} \text{ XOR } (A \text{ XOR } B) = (1, 2, 4, 7) \end{aligned}$$


Logical Expression for C-OUT

$$\begin{aligned} &= A' B C\text{-IN} + A B' C\text{-IN} + A B C\text{-IN}' + A B C\text{-IN} \\ &= A B + B C\text{-IN} + A C\text{-IN} = (3, 5, 6, 7) \end{aligned}$$

LOGIC DIAGRAM



Block diagram



Truth table

A	B	Cin	Cout	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Adiabatic logic circuits classified into two types: (a) Quasi/ Partial Adiabatic Logic Circuits (b) Full Adiabatic Logic Circuits

Quasi/Partial Adiabatic Logic Circuits

Quasi- adiabatic circuits have simple architecture and power clock system. The adiabatic loss occurs when current flows through non- ideal switch, which is proportional to the frequency of the power- clock.

Popular Partially Adiabatic families include as:

- Efficient Charge Recovery Logic(ECRL).
- 2N-2N2P Adiabatic Logic.
- Positive Feedback Adiabatic Logic(PFAL).
- NMOS Energy Recovery Logic-NERL.
- Clocked Adiabatic Logic(CAL).
- True Single-Phase Adiabatic Logic(TSEL).
- Source-coupled Adiabatic Logic(SCAL).

Full Adiabatic Logic Circuits

Full-adiabatic circuits have no non-adiabatic loss, but they are much more complex than quasi-adiabatic circuits. All the charge on the load capacitance is recovered by the power supply. Fully adiabatic circuits face a lot of problems with respect to the operating speed and the inputs power clock synchronization.

Some Fully adiabatic logic families include:

- Pass Transistor Adiabatic Logic(PAL).
- Split-Rail Charge Recovery Logic(SCRL).

II LITERATURE SURVEY

Power dissipation is an increasing concern in VLSI circuits. New logic circuits have been developed to meet these power requirements. Power dissipation can be minimized by using various adiabatic logic circuits. In this paper an Adder circuit has been proposed based on 2PASCL

and ECRL logic and then compared with Positive Feedback Adiabatic Logic(PFAL), Two-Phase Adiabatic Static Clocked Logic(2PASCL) respectively. Comparison shows significant power saving

Design of high performance and energy efficient digital systems are one of the most important research areas in VLSI system design which is suitable for real-time applications. One of the functional elements used in complex arithmetic circuits is an adder. To design an energy efficient adder one-bit full adder cell is designed based on adiabatic logic. The proposed ALFA cell is designed using adiabatic logic which results with the negligible amount of exchange of energy with the surrounding environment. Therefore, the application circuits based on this logic will have negligible energy loss due to heat dissipation

Full adder is the basic block of arithmetic circuit found in microcontroller and microprocessor inside arithmetic and logic unit (ALU). Improvement of the adder is thus essential for upgrade the performance of those circuits where adder is employed. Full adders, till now, have been designed using wide range of structures for improvement of various parameters like power consumption, speed performance and structure size. This paper described a comparative analysis of 28T and 14T full adder with the aim of increasing power efficiency and reducing structure size at 180nm technology. In this paper, the simulation results have been obtained for power by varying different parameters of the designed circuit using 180nm technology with Empyrean Aether

III EXISTING SYSTEM

Transmission gates are the fully restoring logic version of PTL whose output logic level does not degrade when passed through the respective logic level signal available on its inputs. Hence, in designing the full adder cells with PTL, in order to get the non- degraded outputs of the sum and carry, transmission gates are suitably inserted into the designs. PTL with TG based 16 transistors full adder cell is shown in Fig. 1. The simulation results show that the PTL with TG based 16T full adder cell has lower power consumption than that of the CMOS based 28T full adder cell.


The PTL with TG based 14 transistors full adder cell is shown in figure 2. It has lower dynamic power consumption when compared, examine simple circuit configurations which can be used for adiabatic switching. A general circuit topology for the conventional CMOS gates and adiabatic counter parts is shown in Figure 3. To convert a conventional CMOS logic gate into an adiabatic gate, the pull-up transistor and the pull-down transistor networks must be replaced with complementary transmission- gate(T-gate). The T-gate network implementing the pull-up function is used to drive the true output of the adiabatic gate, while the T- gate network implementing the pulldown function drives the complementary output node.

IV PROPOSED METHOD

NMOS Energy Recovery Logic(NERL)


NMOS energy recovery logic (NERL), which uses NMOS transistors only and as implement 6-phase clocked power. Its area overhead and energy consumption are smaller, compared with the other fully adiabatic logics. We employed boot strapped NMOS switches to simplify the NERL circuits. With the simulation results for a full adder, we confirmed that the NERL circuit consumed substantially less energy than the other adiabatic logic circuits at low-speed operation. NERL is more suitable than the other

adiabatic logic circuits for the applications that do not require high performance but low energy consumption. NMOS energy recovery logic gate.




Logic diagrams of 8,14,24, and 28 transistor full adder circuits using adiabatic logic are shown below.


8 T FULL ADDER




14 T FULL ADDER



24 T FULL ADDER





28 T FULL ADDER



V.SIMULATION RESULTS

Following figure shows the Simulation wave form of 18 T FULL ADDER. Simulation 14 transistor, 24 transistor full adder and 28 transistor full adder circuits using adiabatic logic and their waveforms analysed.

14 T FULLADDER




ANALYSIS OF POWER


Output waveforms of various structures of full adder analysed and the power of 14 transistor and 28 transistor tabulated.

Sr. No.	Parameter	28T Adder	14T Adder	14T Adder
1	Technology	180 nm	180 nm	180 nm
2	Supply	1 V	1 V	0.7
3	Power	78.21 μ W	38.4 μ W	21.04 μ W
4	Reduction in structure size	69%	78%	78%

LEAKAGE CURRENT WAVE FORM OF 28 ALFA



LEAKAGE CURRENT WAVE FORM OF 14 ALFA



VI CONCLUSION

The ALFA cell has lower power consumption than that of the other versions of the full adder cell because of energy recycling. An ultra-power optimized ALFA cell is proposed using adiabatic logic with the aid of lower occupational area. The performance analysis of full adders in several logic designs is dispensed with the main target on getting optimized power consumption. The analysis in this paper has been carried out while analyzing both 14T and 28T full adders individually and comparing them on the basis of calculation of power by varying different parameters. The results show that 14T full adder has proved to be a better option as compared to 28T full adder, mostly in terms of power consumption. we observe that at 1.6 V, 28T adder consumes about 3 μ W, while 14T

consumes only 1.5 nW. Thus 14T consumes 10^3 times less power than the power consumed by 28T full adder.

REFERENCES

- [1].B Allahabad, A Al-Sheraida. A novel low power multiplexer- based full adder cell, in: IEEE Transactions, Florida Atlantic University, 2001, 1433–1436, doi:10.1109/ICECS.2001.957484.
- [2]. SD Kumar, H Thapliyal, A Mohammad, V Singh, KS Perumalla. Energy-efficient and secure S-box circuit using symmetric pass gate adiabatic logic, in: IEEEComputer Society Annual Symposium on VLSI, USA, 2016, 308–313, doi:10.1109/ISVLSI.2016.45.
- [3]. K Navi, O Kavehei. Low-power and high-performance1-Bit CMOS full-adder cell, J Comput. 3(2), 2008, 48–54 .
- [4].D Wang, M Yang, W Cheng, X Guan, Z Zhu, Y Yang. Novel low power full adder cells in 180nm CMOS technology, 4th IEEE Conference on Industrial Electronics and Applications, China, 2009, 430–433, doi:10.1109/icie.2009.5138242.
- [5].M Alioto, G Palumbo. NAND/NOR adiabatic gates: power consumption evaluation and comparison versus the Fan-, IEEE Trans. Circuits Syst.—149(9), 2002, 1253–1262,
- [6]. S Goel, A Kumar, M A Bayoumi. Design of robust, energy-efficient full adders for deep-sub micrometer design using Hybrid-CMOS logic style, IEEE Trans. Very Large ScaleInteger. (VLSI) Syst. 14(12), 2006, 1309–1321.
- [7].S.D Kumar, H Thapliyal, A Mohammad, V Singh, K S Perumalla, Energy-efficient and secure S- box circuit using symmetric pass gate adiabatic logic, in: IEEE Computer Society Annual Symposium on VLSI, USA, 2016, pp. 308–313, doi:10.1109/ISVLSI.2016.45.
- [8]. M Shoba, R Nakkeeran. GDI based full adders for energy efficient arithmetic applications, Eng. Sci. Technol. Int. J. 2016, 485–496 India, doi:10.1016/j.jestch.2015.09.006.
- [9]. S A Rahma, G Khanna, Performance metrics analysisof 4 bit array multiplier circuit using 2 pascl logic, in: IEEE Transactions, India, 2014, 1–5.
- [10]. H Ni, X Sheng, J Hu. Voltage scaling for adiabatic register file based on complementary pass transistor adiabatic logic, Future Intelligent Information Sys- tems, Chinna, 2011, 39–46,doi:10.1007/978- 3- 642-19702- 2_6.
- [11]. D Chaudhuri, A Nag, S Bose. Low power full adder circuit implemented in different logic, Int. J. Innovative Res. Sci. Eng.Technol. 2014, 124–129.
- [12]. N Anuar, Y Takahashi, T Sekine. Two phase clocked adiabatic static CMOS logic and its logic family, J.Semiconductor Technol. Sci. 10 (11), 2010, 1–10
- [13]. T Smith, M Jones. The title of the paper, IET Syst. Biol., 2007, 1, (2), 1–7, doi:10.1007/978-981-10- 5828-53.